

(54) Title of the invention : THREE-PHASE FREQUENCY ADAPTIVE DIGITAL PHASE LOCKED LOOP FOR POWER SYSTEM MEASUREMENT, CONTROL, AND PROTECTION

(51) International classification :G01R0019250000, H02J0003180000, G06Q0040040000, G01R0025000000, H02J0003060000

(86) International Application No :NA  
 Filing Date :NA

(87) International Publication No : NA

(61) Patent of Addition to Application Number :NA  
 Filing Date :NA

(62) Divisional to Application Number :NA  
 Filing Date :NA

(71)Name of Applicant :  
**1)Dr. Sandip D Satav**  
 Address of Applicant :Associate Professor, Department of Information Technology, JSPM, JSCOE, Pune - 411028 -----

**2)Chandrulekha M**  
**3)Dr. Sanjay B. Warkad**  
**4)Dr. S Farook**  
**5)Dr. K.Maruliya Begam**  
**6)Mr. Manivannan R**

Name of Applicant : NA  
 Address of Applicant : NA

(72)Name of Inventor :  
**1)Dr. Sandip D Satav**  
 Address of Applicant :Associate Professor, Department of Information Technology, JSPM, JSCOE, Pune - 411028 -----

**2)Chandrulekha M**  
 Address of Applicant :Assistant Professor, Department of Electrical and Electronics Engineering, Bharat Institute of Engineering and Technology, Hyderabad - 501510 -----

**3)Dr. Sanjay B. Warkad**  
 Address of Applicant :Professor, Department of Electrical Engineering, P. R. Pote (Patil) College of Engineering & Management, Amravati - 444603, Maharashtra -----

**4)Dr. S Farook**  
 Address of Applicant :Professor, Department of EEE, School of Engineering, Mohan Babu University, Tirupathi - 517102 -----

**5)Dr. K.Maruliya Begam**  
 Address of Applicant :Assistant Professor (Selection Grade), Department of EEE, Periyar Maniammai Institute of Science & Technology, Vallam - 613403, Thanjavur -----

**6)Mr. Manivannan R**  
 Address of Applicant :Assistant Professor, Department of EEE, St. Joseph's Institute of Technology, Chennai - 600073 -----

(57) Abstract :

[027] The invention presents a Three-Phase Frequency Adaptive Digital Phase Locked Loop for Power System Measurement, Control, and Protection. The present invention comprising an independent phase-locked loops engineered to follow and synchronize with the frequency and phase of the respective phases in a three-phase power system, an adaptive frequency mechanism that automatically adjusts the parameters of the phase-locked loops to accommodate variations in the power system frequency and a digital signal processing components that facilitate frequency detection, phase comparison, and loop filter operations within the FDPLL system. The Three-Phase FDPLL system additionally includes a measurement module that employs synchronized signals from the phase-locked loops to measure power system parameters, encompassing frequency, voltage, and phase angles, a control module that deploys the measured parameters for power system control and protection functions. The digital signal processing components in the Three-Phase FDPLL system encompass field-programmable gate arrays (FPGAs) or digital signal processors (DSPs), enabling real-time implementation of phase-locked loop operations. Accompanied Drawing [FIG. 1-2]

A Three-Phase Frequency Adaptive Digital Phase Locked Loop (FDPLL) system for power system measurement, control, and protection

- An independent phase-locked loops designed to track and synchronize with the frequency and phase of the respective phases in a three-phase power system
- An adaptive frequency mechanism enabling automatic adjustment of the phase-locked loops' parameters to accommodate variations in the power system frequency
- A Digital signal processing components facilitating frequency detection, phase comparison, and loop filter operations within the FDPLL system




Figure. 2

No. of Pages : 20 No. of Claims : 7